

# Compal Confidential

## VSKTA Schematics Document

Haswell ULT with DDR3L


nVIDIA N14P-GV2 (Dual Rank)

nVIDIA N14M-GL


# LA-9865P REV 1.0 Schematic

Intel Processor (Haswell)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VSKTA	Rev 1.0
				Date	Tuesday, March 19, 2013	Sheet 1 of 53



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Block Diagram					
						Document Number		VSKTA		Rev 1.0	
						Date: Tuesday, March 19, 2013		Sheet 2 of 53			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/10/25	Deciphered Date	2013/10/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		VSKTA LA-9865P MB	Rev 1.0
Date:		Tuesday, March 19, 2013	Sheet	3	of 53

## Voltage Rails

( O MEANS ON X MEANS OFF )

power plane \ State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +1.5VALW +VSB	+1.35V	+5VS +3VS +1.8VS_CRT +1.5VS +CPU_CORE +VGA_CORE +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU +1.05VS_VTT
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

## PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b

## EC SM Bus1 Address

## EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b	+3VS	NVIDIA GPU	9E H	1001 1010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
				nVIDIA N13P-GL (N13PGL@)

## BTO Option Table

Function	SKU	MIC	LAN			
description						
explain						
BTO						

Function						
description						
explain						
BTO						

Function						
description						
explain						
BTO						

Function		
description		
explain		
BTO		


STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VSKTA	Rev 1.0
				Date:	Tuesday, March 19, 2013	Sheet 4 of 53






DP to CRT


HDMI




DDR3 Compensation Signals








PU/PD for JTAG signals





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2013/07/10		Title		HSW MCP(1/11) DDI,MSIC,XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Custom		VSKTA	
Date:		Tuesday, March 19, 2013		Sheet 5 of 53	
				Rev 1.0	






www.aitech1.ru

## FAN Control Circuit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VSKTA
				Date:	Tuesday, March 19, 2013
				Sheet	7 of 53
				Rev	1.0



PCIE LAN

WLAN







<35> CLK\_LAN#  
<35> CLK\_LAN#  
<35> CLKREQ\_LAN#  
<34> CLK\_WLAN#  
<34> CLK\_WLAN#  
<10,34> CLKREQ\_WLAN#  
<18> CLK\_PCIE\_VGA#  
<18> CLK\_PCIE\_VGA#  
<18> CLK\_REQ\_VGA#

<40> LPC\_AD0  
<40> LPC\_AD1  
<40> LPC\_AD2  
<40> LPC\_AD3  
<40> LPC\_FRAME#


PCH SPICLK  
PCH SPICS0#  
PCH SPIDI  
PCH SPIDO1  
PCH SPIDO2  
PCH SPIDO3



Please place UH3 close to U1 CPU,  
Please place RH66, RH67, RH68 near UH3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2012/07/10		2013/07/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Custom		VSKTA	
		Date		Tuesday, March 19, 2013	
		Sheet		8 of 53	
				Rev 1.0	



DDPB\_CTRLDATA: Port B Detected  
DDPC\_CTRLDATA: Port C Detected


\* 1: Port B or C is detected  
0: Port B or C is not detected  
(Have internal PD)



SDIO_D0 / GPIO66 : Top-Block Swap Override
* 1: ENABLED (Have internal PU)
0: DISABLED




SDIO_D0 / GPIO66 : Top-Block Swap Override
* 1: ENABLED (Have internal PU)
0: DISABLED

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



PCIE LAN

WLAN




CAD note:  
Route single-end 50-ohms and max 450-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils


USB-Right Rear  
USB-Right Front  
USB-Left

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2013/07/10		Title		HSW MCP(7/11) PCIE,USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number VSKTA	
Date: Tuesday, March 19, 2013		Sheet 11 of 53		Rev 1.0	









### SVID ALERT



### SVID DATA





CC53 co-layout with C18







+1.35V : 470UF/2V/7343 \* 2  
10UF/6.3V/0603 \* 6  
2.2UF/6.3V/0402 \* 4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HWS MCP(8/11) Power	
Size	Custom	Document Number	VSKTA	Rev	1.0
Date:	Tuesday, March 19, 2013	Sheet	12	of	53











Physical Debug Enable (DFX Privacy)	
CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR








Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>




**Layout Note:**  
Place near JDIMM1


All VREF traces should have 10 mil trace width







**Layout Note:**  
Place near JDIMM1.203,204



Note: Depend on Project




## DDR3 SO-DIMM A Reverse Type H=4.0mm







<Address: SA1:SA0=00>  
**DIMM\_1 STD H:4mm**

**Channel A**


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title <b>DDR3 DIMMA</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Tuesday, March 19, 2013				Sheet 16	of 53




**Layout Note:**  
Place near JDIMM1




**Layout Note:**  
Place near JDIMM1.203,204



All VREF traces should have 10 mil trace width



<Address: SA1:SA0=10>  
**DIMM\_2 STD H:4mm**



**DDR3 SO-DIMM B**  
Reverse Type  
H=9.0mm

DIMM\_DRAMRST# <16,5>

DDR\_B\_CKE0\_DIMMB <6>

SB\_CLK\_DDR0 <6>

DDR\_B\_WE# <6>

DDR\_B\_CS1\_DIMMB# <6>


VREF\_CA <16>

Note: Depend on Project

PM\_SMBDATA <16,29,34,41,8>



**Channel B**

Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	DDR3 SO-DIMM B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Tuesday, March 19, 2013
				Sheet	17 of 53



## VRAM Interface

Place close to the first T point



	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

CMDA16	RV36	1	OPT@	2	10K	0402	5%
CMDA19	RV37	1	OPT@	2	10K	0402	5%
CMDA3	RV38	1	OPT@	2	10K	0402	5%
CMDA0	RV40	1	OPT@	2	10K	0402	5%
CMDA20	RV15	1	OPT@	2	10K	0402	5%







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>N14x VRAM Interface</i>		
				Document Number		Rev 1.0
Date: Tuesday, March 19, 2013				Sheet 19 of 53		





















Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Title	VGA N14x POWER & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	1.0
				Date: Tuesday, March 19, 2013	Sheet	22 of 53






# RANK 0 [31...0] VRAM DDR3 Chips

<19,25> DQSA[3..0]  DQSA[3..0]  
<19,25> DQSA# [3..0]  DQSA# [3..0]  
<19,25> DQMA[3..0]  DQMA[3..0]  
<19,25> MDA[31..0]  MDA[31..0]  
<19,24,25,26> CMDA[30..0]  CMDA[30..0]





Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2




## VRAM DDR3 Chips



Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17				CS1#
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2









RANK 1 [31...0]  
VRAM DDR3 Chips



Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2




RANK 1 [63...32]  
VRAM DDR3 Chips






**SWR / LDO Mode select**

※LDO mode is adopted as default power regulator mode.  
Also can implement SWR mode by add inductor.






Place co-lay Resistor back to back on TOP and BOT



## Mode Configure

※ROM only mode : PIN 30 4.7k pull low, Pin 31 4.7k pull high.  
EP mode : PIN 30 4.7k pull high, Pin 31 4.7k pull low.  
EEPROM : PIN 30 4.7k pull high, Pin 31 4.7k pull high.

< ※Default mode >



	PIN15
2132S	TL_ENVDD
2132R	+LCD_VDD *


\* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm

PIN16	Accept voltage input (high level)
2132S	3.3V
2132R	1.5~3.3V

\* Version R has internal level shifter, remove level shifter circuit on AMD platform


### Different between 2132S and 2132R

2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode 2. Internal ROM 3. Support LCD_VDD(internal Power switch) 4. Integrates Level shifter




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/30	Deciphered Date
2013/06/30		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		<p>Document Number</p> <p>VSKAA</p> <p>Date: Tuesday, March 19, 2013</p>

BTO : TOUCH\_EMI@




EMI request - Close to JEDP connector






## LVDS colay eDP cable

Pin define will be change after ME ready



## LCD POWER CIRCUIT (For EDP panel only)



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/04/19				Title			
				Deciphered Date				2015/04/19			
								Document Number			
								VSKTA			
								Date			
								Tuesday, March 19, 2013			
								Sheet 28 of 53			



## Default to PS8401 & PS8201 I2C Control Mode


### I2C Mode HDMI ID Setting

If PS8401 use I2C Mode , EQ=I2C\_ADDR0 , CFG = I2C\_ADDR1

For PS8401  
I2C control bus address LSB; Internal pull down at 150kohz±20%, 3.3V I/O.  
[I2C\_ADDR1, I2C\_ADDR0] ; I2C Address (W/R)=  
LL: 0x4C/4D (default)  
LH: 0x5C/5D  
HL: 0xCC/CD  
HH: 0xEC/ED

If PS8401 use I2C Mode , EQ=I2C\_ADDR

For PS8201  
I2C control bus address LSB; Internal pull down at ~150k ohz, 3.3V I/O.  
[I2C\_ADDR] ; I2C Address (W/R)=  
L: 0x64/65 (default)  
H: 0xE4/E5





Strap H:3.3V M:1.65V L:0V

Net name	Description	PS8401		PS8201	
		Pin Control Mode	I2C Control Mode	Pin Control Mode	I2C Control Mode
DCIN_EN	DC coupling enable; Internal pull down at 150k ohz ±20%, 3.3V I/O. L: default, AC coupling input H: DC coupling input	L	Become I2C Bus Control	L	Become I2C Bus Control
DDCBUF	Enable active DDC buffer; Internal pull down at 150k±20%, 3.3V I/O. L: default, passive DDC pass-through H: active DDC buffer with default threshold M: active DDC buffer without internal pull up resistor	M	Become I2C Bus Control	M	Become I2C Bus Control
ISSET	TMDS output swing adjustment; Internal pull down at 150k±20%, 3.3V I/O. For PS8401 Only ISET = L: Default H: Increase +13% M: Reduce -13%	L	NC	NC	NC
CFG	CFG: Configuration pin, 3.3V IO, internal pull down at 150k±20%. 3.3V I/O CFG = L: HDMI ID disable H: HDMI ID enable	H	NC	H	NC
EQ	EQ:Receiver equalization settings; Internal pull down at ~150k±, 3.3V I/O For PS801 EQ = L:programmable EQ for channel loss up to 6.5dB @ 3.0Gbps H:programmable EQ for channel loss up to 9.5dB @ 3.0Gbps M:programmable EQ for channel loss up to 3dB @ 3.0Gbps  For PS8401 EQ = L:programmable EQ for channel loss up to 12.4dB H:programmable EQ for channel loss up to 4.3dB M:programmable EQ for channel loss up to 8.6dB	M	NC	M	NC
PRE	Output pre-emphasis setting; Internal pull down at 150k±20%, 3.3V I/O. PRE = L: No pre-emphasis H: 1.6dB pre-emphasis M: 2.5dB pre-emphasis	L	NC	L	NC
I2C_CTL_EN	I2C Control enable. Internal pull down at 150k±20%. 3.3V I/O I2C_CTL_EN = LOW (L): Pin Control is selected. HIGH (H): I2C Control is selected.	L	H	L	H




Note: PS8401 have Jitter cleaning function and can control TMDS output swing , PS8201 don't have.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/??/??	Deciphered Date	2015/??/??	Title	HDMI Re-driver
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Tuesday, March 19, 2013
				Sheet	29 of 53




Componet close to Conn.  
Impedance depend on platform design guide

HDMI Royalty  
 R00000003HM  
 HDMI W/O Logo: R0000001HM  
 HDMI W/Logo: R0000002HM  
 HDMI W/Logo + HDCP: R0000003HM  
 please manually load this virtual material to 45@ BOM



# HDMI Connector





Common CHOKE use 67ohm

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/04/19				Deciphered Date			
								2015/04/19			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				HDMI Conn.			
				Document Number				VSKTA			
				Date				Tuesday, March 19, 2013			
				Sheet				30 of 53			
				Rev				1.0			




## CRT CONNECTOR




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/12/14	Deciphered Date	2012/12/31	Title <b>CRT</b>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					<b>VSKTA</b>	1.0	
Date:				Tuesday, March 19, 2013	Sheet	32	of 53


SATA HDD Conn.






SATA ODD Conn






G-Sensor




Slot 1 Half PCIe Mini Card-WLAN





www.aitech1.ru



## Left USB 2.0 x 1



## For LAN function





+3V\_LAN rising time (10%~90%) need > 1ms and <100ms.

LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*


\*  
S3: after SUSP# assert low over 100ms  
S4/S5: after SYSON assert low over 100ms

Security Classification				Compal Secret Data				Title	
Issued Date				2012/04/19				2015/04/19	
Deciphered Date				2015/04/19				2015/04/19	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev	
Date: Tuesday, March 19, 2013				Sheet 35 of 53				1.0	


For power consumption measurement  
and remove it after Pre-MP phase



please close the pin4 of UW1




De-coupling and Bulk capacitor should place near to Cardreader chip and Combo Socket



"Normal Close" type connector


	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close

For EMI request  
(Place close to chip)




NC (default)	10K pull down
GPI00 Power saving mode	Normal mode

For normal close type connector invert circuit











Security Classification	Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	2015/04/19
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Tuesday, March 19, 2013				Sheet 36 of 53






## USB Sleep & Charge

State table for MAX14641			
CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode.DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.







## SPK Conn.











































## HeadPhone/LINE Out JACK



## MIC/LINE IN JACK




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/07/25	Deciphered Date	2013/07/25	Title	Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Tuesday, March 19, 2013	Sheet 39 of 53




Signal pull high is default status (ROM only mode).  
If signal pull low, EC will send translator code to chip.(EP mode)

**Voltage Comparator Pins FOR 9012 A3**

VCIN0 pin109	>1.2V	<1.2V
VCIN1 pin102		
VCOUT0 pin104	HIGH (default)	LOW
VCOUT1 pin103	HIGH	LOW (default)




Close to EC









# **+3VALW TO +3VS** **+5VALW TO +5VS** **Load Switch**




# **+3VALW TO +3V\_WLAN** **for WOWL**





# **+1.5VALW to +1.5VS**



# **+5VS TO +5VS\_ODD**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	DC-DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VSKTA
				Date	Tuesday, March 19, 2013
				Sheet	42 of 53
				Rev	1.0



www.aitech1.ru

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date	Title <b>DCIN</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number <b>VSKTA</b>	Rev 0.1
Date:		Sheet	43	of 53




	Initial	Recovery
45W Int GPU	0.55V	0.43V
75W N14P-GV2	0.90V	0.72V

	Initial	Recovery
CPU OTP	90 C	70 C




Charger controller (40.1), Support component (40.2)




Vin Dectector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
3.61A			

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		Deciphered Date		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CHARGER				
				Size	Document Number			Rev
				VSKTA			0.2	
				Date:	Sheet		45	of



Note: S3 - sleep ; S5 - power off


CONFIDENTIAL R&D S	Size Document Number Custom			Rev 0
	VSKTA			
	Date:		Sheet 46 of 53	



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				VSKTA	
				Sheet 47 of 53	


1.05VCCP controller (35.5), Support component (35.6)

The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.




1.8VS controller (35.15), Support component (35.16)

EMI Part (47.1)




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		Deciphered Date		Title <b>+1.05VS VCCP/1.8VSP</b>				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Rev		
				Document Number		0.2		
				VSKTA				
				Date:	Sheet	48	of	53

1.5VS controller (35.31), Support component (35.32)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Rev
				Sheet	49 of 53


```
+VCC_CORE controller (36.1), Support component (36.3)
driver(36.2), decoupling cap(36.4)
```




VIN	19V
MAX current	32A
Thermal current	10A
Dynamic current	27A
OCP	45A
Switching frequency	1MHz
Boot voltage	1.7V
DC Load- line	2m Ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					VSKTA
Date:				Sheet	50 of 53


**+VGA\_CORE Under VGA Core GB4-128 package**



**+VGA\_CORE Near VGA Core**




PRV11 = 71.5K ==> Fsw = 450KHz



	N14P-GV2	N14M-GL
R1 PR913	20 Kohm	39 Kohm
R2 PR915	20 Kohm	30 Kohm
R3 PR930	2 Kohm	3 Kohm
R4 PR914	18 Kohm	27 Kohm
C PC940	2.7 nF	1.8 nF

- GL@ PR913 39K\_0402\_1%
- GL@ PR915 30K\_0402\_1%
- GL@ PR930 3K\_0402\_1%
- GL@ PR914 27K\_0402\_1%
- GL@ PC940 1800P\_0402\_50V7K

VGA\_CORE controller (43.1), Support component (43.2)



EMI Part (47.1)

EMI Part (47.1)

EMI Part (47.1)

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	Deciphered Date	Title	VGA_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	VSKTA
		Date	Rev 0.2
		Sheet	51 of 53

# PW R PIR (Product Improve Record)

## VSKTA LA-9865P Schematic Change List

Item	Time (When)	Page (Where)	Location / Discription (How / What)	Request (Who)	Reson (Why)
1	EVT--2012/11/28		Add / PC101, PC103, PC102, PC104, PC7, PC8, PL151, PC181, PL2, PC3, PL101, PL102, PL331, PL401, PL601, PL501, PL901	EM I	EM I request
2	EVT--2012/11/28	P50-PW R-CPU_CORE	Value change / PR529, PR520, PR528, PR503, PR507, PR515, PR527, PR509, PR510, PR504, PC516, PL502, PC543, PC544, PC545, PC546, PC514, PC519	PW R	TPS51622 for 15W CPU setting
3	EVT--2012/11/28	P48-PW R-1.05VS_VCCP/1.8VSP	Value change / PR407, PR401, PR404, PR405, PC404, PC405	PW R	For TPS51362 design change
4	EVT--2012/11/28	P46-PW R-1.35VP/0.675VSP	Short pad reserve / PR163	PW R	
5	EVT--2012/11/28	P47-PW R-3VALW /5VALW	PC351 reserve / PC352 mount	PW R	ME limitation
6	EVT--2012/11/28	P50-PW R-CPU_CORE	PC504 reserve	PW R	ME limitation
7	EVT--2012/11/28	P44-PW R-BATTERY CONN / OTP	PF2 change vendor	PW R	for cost down plan
8	EVT--2012/11/29	P46-PW R-1.35VP/0.675VSP	change material / PL152	PW R	For design change
9	DVT-2012/12/13	P43-PW R-DCIN	modify PB1101 footprint	PW R	for com m footprint
10	DVT-2012/12/13	P44-PW R-BATTERY CONN / OTP	modify PR20, PR21 pin define	PW R	for layout module request
11	DVT-2012/12/13	P46-PW R-1.35VP/0.675VSP	change PR160 to 8.06K	PW R	for output voltage level
12	DVT-2012/12/13	P46-PW R-1.35VP/0.675VSP	modify PL152, PC155, PR164 pin define	PW R	for layout module request
13	DVT-2012/12/13	P47-PW R-3VALW /5VALW	del PC331, PC351	PW R	ME limitation
14	DVT-2012/12/13	P47-PW R-3VALW /5VALW	modify PL332, PR337, PR342, PR357 pin define	PW R	for layout module request
15	DVT-2012/12/13	P47-PW R-3VALW /5VALW	modify the VS_ON direction	PW R	input signal
16	DVT-2012/12/13	P48-PW R-1.05VS_VCCP/1.8VSP	change the 1.8VSP EN to 6511_PW R_EN	PW R	for High enable
17	DVT-2012/12/13	P48-PW R-1.05VS_VCCP/1.8VSP	modify PR401, PC402, PR182 pin define	PW R	for layout module request
18	DVT-2012/12/13	P49-PW R-1.5VALWP	change PR603 to 0ohm	PW R	VBST resistor
19	DVT-2012/12/13	P49-PW R-1.5VALWP	modify PR602, PR606, PL601 pin define	PW R	for layout module request
20	DVT-2012/12/13	P50-PW R-CPU_CORE	change the B+ EM I bead	PW R	ME limitation
21	DVT-2012/12/13	P50-PW R-CPU_CORE	modify PC516, PR526, PR527, PC517, PR529, PR512, PR516, PR518, PR534, PR536, PR530, PR524 pin define	PW R	for layout module request
22	DVT-2012/12/13	P51-PW R-VGA_CORE	PR912/add 10K ohm	PW R	pull high +3VS_DGPU
23	DVT-2012/12/13	P51-PW R-VGA_CORE	PC934 change to 0.01u	PW R	VREF pull down cap
24	DVT-2012/12/13	P51-PW R-VGA_CORE	modify PL901, PR908, PR907, PR901, PR923, PR924, PR927, PC946, PR913, PR915, PR914, PR904, PR928, PR931, PR932, PR909 pin define	PW R	for layout module request
25	PVT-2013/01/25	P47-PW R-3VALW /5VALW	change PC332, PC352, PR409 location to PC331, PC351, PR335	PW R	common change
26	PVT-2013/01/25	P46-PW R-1.35VP/0.675VSP	change PL152 value from 1uH to 0.68uH	PW R	for design change
27	PVT-2013/01/25	P46-PW R-1.35VP/0.675VSP	change PC157 to 390uF 5*5.7	PW R	layout request
28	PVT-2013/01/25	P51-PW R-VGA_CORE	change PC934 part number	PW R	common change
29	PVT-2013/02/04	P50-PW R-CPU_CORE	PC529, 531, 533, 534, 535, 537 reserve PC505 0.1uF change to 10nF PR527 4.99k change to 2.7k PR509 374k change to 309k PC506 0.15u change to 0.1u PR510 39k change to 56k PC947 330u reserve	PW R	for TPS51622 date code 2BI design change
30	PVT-2013/02/04	P51-PW R-VGA_CORE	PL903, 904 change PN	PW R	for cost down plan
31	PVT-2013/02/04	P51-PW R-VGA_CORE	net name change from 1.5VALW_EN to PCH_PW R_EN	PW R	common change
32	PVT-2013/02/04	P49-PW R-1.5VALWP	PR604 PC608 mount	HW	for common design change
33	PVT-2013/02/07	P49-PW R-1.5VALWP	PR603 change from 0ohm to 2.2ohm	EM I	EM I request
34	PVT-2013/02/07	P49-PW R-1.5VALWP	PL602 change from 4.7u to 2.2u	PW R	For design change
35	PVT-2013/02/07	P48-PW R-1.05VS_VCCP/1.8VSP	PL402 change PN from RX00 (H1.8) to 5K80 (H3.0)	PW R	change Material for useful height
36	PreMP-2013/03/18	P46-PW R-1.35VP/0.675VSP	PC157 footprint change to C_D2	PW R	
37	PreMP-2013/03/18	P46-PW R-1.35VP/0.675VSP	PR155 0 ohm resistor change to short pad	EM I	EM I request
38	PreMP-2013/03/18	P47-PW R-3VALW /5VALW	PR333, PR355 0 ohm resistor change to short pad	EM I	EM I request
39	PreMP-2013/03/18	P46-PW R-1.35VP/0.675VSP	PR164 0 ohm resistor change to short pad	HW	HW request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
				VSKTA	
		Date		Rev	
		Tuesday, March 19, 2013		0.2	
		Sheet		52 of 53	



# HW PIR (Product Improve Record)

VSKTA LA-9865P Schematic Change List

REVISION: 0.1 to 0.2

Item	Date	Page	Solution	Request
1.	12/05	P37	Update CHG_CB1,0 level shifter (QR1) circuit	For USB S & C level shifter circuit
2.	12/05	P37	U5.1 (CHG_PWR_GATE#) was connected to the EC(GPIO49) Pin82	For USB S & C
3.	12/05	P40	Add pull high RB12 to +3VL on CHG_PWR_GATE#	For USB S & C
4.	12/05	P32	Add R66,R67 22ohm for CRT undershoot issue	For CRT VSYNC and HSYNC
5.	12/05	P18	Rotate DV1	For GC6
6.	12/05	P18	FB_CLAMP_MON be pulled up to +3VS_DGPU on RPV12.6	For GC6
7.	12/05	P22	Change UV2 from SA007320120 to SA007320300	For GC6
8.	12/05	P40	Change PM_SLP_S4# from UB1.127 to UB1.84	For EC GPIO setting
9.	12/05	P40	Change USB_EN#0 from UB1.84 to UB1.23.	For EC GPIO setting
10.	12/05	P40	Change FB_CLAMP from UB1.23 to UB1.127.	For EC GPIO setting
11.	12/06	P18	Change CV9,CV10,CV11,CV12,CV13,LV1 to OPT@	For DIS BOM config.
12.	12/06	P18	Change RV8 from OPT@ to DGCLK@	For DIS GCLK config.
13.	12/06	P18,34	Change 27M_R to VGA_X1	For VGA CLK
14.	12/06	P34	Change 27M to VGA_X1_R	For VGA CLK
15.	12/06	P31	Change RT128, RT130 to 0 ohm short pad.	For DP to CRT circuit
16.	12/06	P31	Change RT129, RT123 from CRT@ to @.	For DP to CRT circuit
17.	12/06	P31	Change RT140,RT141,RT138 to RP6 (75 ohm row resistor).	For DP to CRT circuit
18.	12/06	P31	Change RT121,RT126,RT143,RT144 to RP7 (4.7K ohm row resistor).	For DP to CRT circuit
19.	12/07	P09	Change RH17 from IEDP@ to LVDS@	For LVDS panel backlight control
20.	12/07	P09	Change RH18 from LVDS@ to IEDP@	For LVDS panel backlight control
21.	12/07	P29	Change R23,R24 from @ to mount	For SMBUS control by EC
22.	12/07	P29	Change R25,R26 from mount to @	For SMBUS control by EC
23.	12/07	P30	Change L64,L65,L66,L67 from SM070001S00 to SM070001R00.	For HDMI choke
24.	12/10	P08	Change UH3,UH4 from 45@ to always mount.	For DVT build
25.	12/10	P10	Change R274,R272 from mount to @	For touch pad function
26.	12/10	P29	Change UY3,CY26 from EHDMI@ to 8201@	For touch pad function
27.	12/11	P29	Delete RT125,RT127	For DP to CRT ISP programming data pin
28.	12/12	P38	Change CA51,CA52 from 2.2uF to 4.7uF	Follow Codec ALC269 common design
29.	12/13	P32	Delete R464,R465,R466	For CRT impedance matching resistors
30.	12/13	P30	Mirror vertically for L64,L65,L66,L67	For HDMI choke layout
31.	12/13	P27	Swap RP5 net name	For EDP row resistor layout
32.	12/17	P31	Swap RP6,RP7 net name	For DP to CRT row resistor layout
33.	12/18	P08	Delete UH4,RH96,RH97,RH92,RH93,RH94,CH10	Remove SPI ROM for Win8 (2MByte) circuit
34.	12/18	P08	Change UH3 from SA00003K820 to SA00006MK00	Change SPI ROM to 8MByte
35.	12/18	P08,40	Change EC_CS1# to EC_CS0#	For 8MB SPI ROM
36.	12/18	P08	Delete PCH_SPICS1#	For use 8MB SPI ROM
37.	12/18	P08	Change UH3.1 from PCH_SPICS1# to PCH_SPICS0#	For use 8MB SPI ROM
38.	12/20	P27	CT9 change to 10UF (the same as CT4)	For use 8MB SPI ROM
39.	12/20	P27	Delete LT3 and +SWR_LX then short +SWR_V12 to UT2.12	For LVDS Translator
40.	12/20	P27	Delete EC_SMB_CK3 and EC_SMB_DA3	For LVDS Translator
41.	12/20	P27	UT2 change to RTD2132R	For LVDS Translator
42.	12/20	P27	UT2 change 2132S@ to LVDS@	For LVDS Translator
43.	12/20	P27	Change UT2.15 from TL_ENVDD to +LCD_VDD	For LVDS panel control
44.	12/20	P27,28	Delete TL_ENVDD	For LVDS panel control
45.	12/20	P27	Delete RT106	For LVDS
46.	12/20	P28	Delete R429	For LVDS
47.	12/20	P27	Change RT4,RT7 from 2132S@ to @	For LVDS
48.	12/20	P27	Change RT6,RT12 from 2132R@ to LVDS@	For LVDS
49.	12/20	P28	Change U18,C475,R426,R430 from 2132S@ to IEDP@	For LCD power circuit
50.	12/20	P28	Delete C475,U18,R430,R426 IEDP symbol	For LCD power circuit
51.	12/20	P29	Change UY3 symbol from SA00005CW00 to SA00005CW10	For HDMI re-driver

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date	Tuesday, March 19, 2013
				Sheet	53 of 53

# HW PIR (Product Improve Record)

VSKTA LA-9865P Schematic Change List

REVISION: 0.2 to 0.3

Item	Date	Page	Solution	Request
1.	01/21	P38,40	Add EC_MUTE_INT	For audio codec
2.	01/21	P31	Update ISPSCL /ISPSDA connection	For CRT
3.	01/30	P18,40	UV1 GPIO12 (GPS_DOWN#) be connected to EC GPXIOA01	For GPS
4.	01/30	P28	Change L61 form TOUCH@EMI@ change to TOUCH_EMI@	For EMI BOM Config
5.	01/30	P32	Change L68,L69,L70,C503,C504,C505,C506,C507,C508 form CRT@EMI@ change to CRT_EMI@	For EMI BOM Config
6.	02/01	P28	Delete R426 and change U18.1 connected to +LCD_VDD	For LVDS
7.	02/01	P28	Delete R427 and change U18.3 connected to LCD_ENVDD	For LVDS
8.	02/01	P40	Change UB1.81 from PCIE_WAKE# to TRANS_SEL, and add pull-high resistor RB26 and reserve RB25 to GND	For LVDS
9.	02/01	P35	PCIE_WAKE# add R4279 and reserve R4283 to LAN_WAKE# to EC	For WAKE function
10.	02/01	P9	Change RH171 from 10Kohm to 1Kohm	For WAKE function
11.	02/01	P9	Delete RH136 and change U1.AJ5 from PCIE_WAKE#_R to WAKE# and connected to R4279.1 and RH171.1	For WAKE function
12.	02/01	P35	Add RC284 between JWLAN.1 to WLAN_WAKE#	For WAKE function
13.	02/01	P28	Add DA8 on INT_MIC_CLK	For ESD's request
14.	02/01	P28	Add DA9 on INT_MIC_DATA	For ESD's request
15.	02/01	P28	Reserve D97 on USB20_P7_R, USB20_N7_R	For ESD's request
16.	02/04	P10	Reserve D98 to GND on H_THERMTRIP#	For ESD's request
17.	02/04	P41	Reserve D99 to GND for ON/OFFBTN#	For ESD's request
18.	02/04	P28	Delete R427 and U18.3 connected to LCD_ENVDD	For LVDS
19.	02/04	P28	Add R4280, R4281 to co-layout L61	For LVDS
20.	02/04	P40	Change RB135,RB136 BOM config from LVDS@ to @	For LVDS
21.	02/08	P29	Change RY33 from 4.99Kohm to 4.3Kohm	For HDMI test
22.	02/08	P42	Change RM4 from 100Kohm to 10Kohm	For WLAN issue
23.	02/08	P38	Change RA41, CA53 from @EMI@ to EMI@	For EMI 216MHz noise (24MHz harmonic).
24.	02/08	P40	Change QB1 from SB000009080 to SB570020020	For EL code
25.	02/21	P28	Change L61 from TOUCH_EMI@ to @TOUCH_EMI@	For EMI touch
25.	02/21	P28	Add R4280,R4281 on USB20_P5/USB20_N5	For EMI touch
26.	02/23	P36	Change RW2 from 0ohm to 33ohm	For EMI's request
27.	02/23	P36	Change CW9 BOM config from @EMI@ to EMI@	For EMI's request
28.	02/23	P31	Change YT1 from SJ10000DK00 to SJ100009700	For crystal vendor's recommend
29.	02/23	P28,35,37	Change L61,L62,LR5,LR7,LR8 from SM070000K00 to SM070001N00.	For EMI's request
30.	02/23	P30	Change L64,L65,L66,L67 from SM070001R00 to SM070001N00.	For EMI's request
31.	02/23	P37	Change L56,L60,L71,L72 from SM070001U00 to SM070001R00.	For EMI's request
32.	02/23	P38,40	Add EC_MUTE_INT on UA1.48 and connected RB38 to UB1.122	For audio codec
33.	02/23	P9,40	Change UB1.123 from CLK_EC to CLK_EC_R and connected to RB7 and a reserve resistor RB5; and RB5 connected to CLK_EC; and RB7 connected to POK	For CLK_EC and POK
34.	02/27	P31	Change RT118, RT119, RT115, RT116 from @ to CRT@.	For DP to CRT vendor's recommend

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR-2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 19, 2013				Sheet	54 of 53